LPC2103

芯片信息

型號 封裝 在線定購
LPC2103FBD48(查看) LQFP48

引腳布局

(點擊圖片看大圖)
技術資料—— LPC2103 PDF技術資料

LPC2103 概述

The LPC2103 microcontrollers are based on a 16-bit/32-bit ARM7TDMI-S CPU with real-time emulation that combines the microcontroller with 32 kB of embedded high-speed flash memory. A 128-bit wide memory interface and a unique accelerator architecture enable 32-bit code execution at the maximum clock rate. For critical performance in interrupt service routines and DSP algorithms, this increases performance up to 30 pct over Thumb mode. For critical code size applications, the alternative 16-bit Thumb mode reduces code by more than 30 pct with minimal performance penalty.

Due to their tiny size and low power consumption, the LPC2103 are ideal for applications where miniaturization is a key requirement. A blend of serial communications interfaces ranging from multiple UARTs, SPI to SSP and two I2C-buses, combined with on-chip SRAM of 8 kB, make the LPC2103 very well suited for communication gateways and protocol converters. The superior performance also makes the LPC2103 suitable for use as math coprocessors. Various 32-bit and 16-bit timers, an improved 10-bit ADC, PWM features through output match on all timers, and 32 fast GPIO lines with up to nine edge or level sensitive external interrupt pins make the LPC2103 particularly suitable for industrial control and medical systems.

LPC2103 參數
LPC2103 存儲器
FLASH (kB) 32
RAM (kB) 8
LPC2103 性能參數
fmax (MHz) 70
I/Opins 32
UART 2
I²C 2
SPI 1
SSP 1
ADC 8
DAC -
定時器 4
PWM 14
I/O 電壓 (V) 3.3
CPU 電壓 (V) 1.8
LPC2103 封裝與引腳
LQFP48, HVQFN48(7×7), HVQFN48(6×6)



捕鱼大师官方网 黑龙江11选5开奖规律 腾讯分分彩计划手机版 台湾棒球比分直播 九州彩票游戏 上海快三彩票控 组选奖号178出现 高频彩论坛 棒球比分雪缘mlb 特区七星彩票论坛图规 浙江快乐12几点开始